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This work presents simulation study and analysis of nanoscale III-V Heterojunction Gate All Around 
Tunnel Field Effect Transistor, along with the extraction of small signal parameters of the device. Transfer 
characteristics and output characteristics of the device were observed. The device is simulated for extrac-
tion of small signal parameters such as transconductance, gate-source capacitance, gate-drain capacitance, 
by varying doping concentration of drain region and channel length. Cut-off frequency of the device is also 
obtained. The results reported agree well with the data available in literature.  
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1. INTRODUCTION 
 
Over the past few years Tunnel field-effect transis-
tors (TFETs) have acquired a lot of attention as com-
pared to MOSFETs. As MOSFETs tend to scale down 
further, it results in various short channel effects and 
leakage currents. A lot of research have been carried out 
in past years to propose innovative device structures 
using different materials, to overcome the shortcomings 
arising from MOSFET scaling. One of the promising 
devices which has proved to diminish the challenges 
imposed by scaling is Tunnel Field Effect Transistor. 
TFETs offer various advantages over MOSFETs such as 
steeper subthreshold slope (SS), low OFF current, lower 
value of leakage current and negligible short channel 
effects. The main advantage that TFETs have over con-
ventional MOSFET is that TFET can achieve SS below 
60 mv/dec, whereas, because of thermionic emission, 
MOSFETs have a limitation on achieving steep sub-
threshold slope. Tunnel field effect transistors, on the 
other hand work on the phenomena of band to band tun-
neling of carriers. In spite of the advantages offered by 
TFETs, this device suffers from some limitations too. 
Some of them are low ON current and ambipolar behav-
ior of the device. To improve the ION of a TFET, re-
searchers have proposed different design architectures 
which include, modifications in device geometry, Band-
Gap engineering, Heterojunction TFET, Carbon Nano-
tube TFETs etc. Researchers are striving to explore new 
channel materials which can aid in improving the per-
formance of the device. Narrow band gap materials, like 
III–V semiconductors, have proved to be attractive 
channel materials that give high tunneling probability. 
III-V based TFETs have also been reported experimen-
tally. In comparison to homojunction TFET, heterojunc-
tion TFETs can achieve high tunnel current [1-3]. 
In this paper a III-V Heterojunction Surrounding 
Gate Tunnel FET is simulated and analyzed in terms of 
its output characteristics, transfer characteristics and 
small signal parameters, by varying channel length 
and doping concentration of the drain region. The de-
vice is simulated using a TCAD device simulator.  
 
2. DEVICE STRUCTURE  
 
Fig. 1 shows the cross-sectional view of GaSb-InAs 
Heterojunction Gate All Around Tunnel FET . The sur-
rounding gate structure provides a better electrostatic 
control of gate over the channel region. The device param-
eters taken in this paper are: Channel length 
(Lg)  22 nm, Radius(R)  10 nm, oxide thickness 
(Tox)  5 nm, source(GaSb) doping (Ns)  1020/cm3, 
drain(InAs) doping (Nd)  1018/cm3, intrinsic channel(InAs) 
region and gate work function  5.1 eV. The gate dielectric 
used in the device is HFO2. A high-k dielectric reduces the 
tunnel barrier width because of higher band bending. A 
broken gap alignment of GaSb-InAs junction at the source 
end has been considered in the design as it gives better 
performance as compared to notched gap and staggered 
gap alignments. [4-5] The device is simulated for two dif-
ferent doping concentrations of the drain region, i.e. for 
Nd  1018/cm3 and 1019/cm3. Also, the cut of frequency of 
the device is obtained.  
 
2.1 Simulated Model 
 
The simulations are done using SILVACO ATLAS 
device simulator. The models that have been used dur-
ing simulations are, Concentration dependent mobility 
model(CONMOB), SRH recombination, Band gap nar-
rowing model(BGN), and Kane’s model for band to 
band tunneling, with default parameters. [11]. AC 
analysis of the device is performed to obtain its electri-
cal characteristics. Field dependent mobility model has 
not been considered for this device. 
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Fig. 1 – A GaSb-InAs Heterojunction Gate All Around TFET 
 
3. RESULTS AND DISCUSSION 
 
3.1 Drain Current 
 
Current conduction in a TFET is based on the phe-
nomena of Band-to-Band tunneling of electrons in 
which charge carriers tunnel from the valence band of 
the source region to the conduction band of the channel 
region. Hence, the tunneling generation rate (Gbtb) be-
comes a crucial parameter in determining the drain 
current. [6] The tunneling generation rate of carriers is 
given by Kane’s model. [10] It is expressed as: 
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where A and B are tunneling parameters, Eg is the 
band-gap of the material, |E| is the magnitude of the 
electric field, and  is the pre-exponential factor which 
is 2 for direct band-gap materials and 2.5 for indirect 
band-gap materials. The drain current is obtained by 
integrating the tunneling generation rate over the en-
tire volume of the tunneling region. The drain current, 
Id is given by: 
 
  
d btb
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where q is the electronic charge. 
The transfer characteristics of the simulated device 
with varying drain-to-source voltage were analyzed. 
Significant ambipolar behavior was observed in the 
characteristics, which is due to high doping at the drain 
end. A high dopant concentration at the drain end 
causes band to band tunneling from the channel to the 
drain. A dopant concentration must be chosen to sup-
press ambipolarity and at the same time giving reason-
able current levels. Various other methods have been 
mentioned in the literature to reduce ambipolarity, 
such as increasing gate drain distance and hence reduc-
ing the electric field on drain side, design modifications 
like overlapping gate on drain etc. [7-9]. Fig. 2 depicts 
the transfer characteristics of the device at 
Nd  1018/cm3 and 1019/cm3. Lower drain doping does 
not change current performance significantly as source 
and channel regions remain unaffected by the doping 
concentration of the drain region. However, increasing 
the drain doping concentration increases ambipolarity 
in the device. The drain doping should be chosen to 
keep ambipolarity to its minimum. 
The device was simulated for output characteristics 
by varying gate to source voltage. The drain current 
increases with increasing Vds, and the device was ob-
served to enter the saturation region at Vds  0.4 V. The 
effect of drain doping on output characteristics was also 
observed and it was found that the device with higher 
drain doping breaks down at a smaller Vds as compared 
to the device with a smaller drain doping. 
 
 
 
Fig. 2 – Id-Vg characteristics at Lg  22 nm, with Nd  1018/cm3 
and 1019/cm3 
 
3.2 Small Signal Parameter Extraction 
 
In this section, small signal parameters of the de-
vice are extracted with different parameters in terms of 
their transconductance (gm), and gate-drain capaci-
tance(Cgd). These parameters are extracted for two dif-
ferent drain doping i.e. for: Nd  1018/cm3 and 1019/cm3, 
and three gate lengths ie for Lg  22 nm, 32 nm, and 
42 nm. Also, the cut-off frequency of the device is calcu-
lated for above mentioned gate lengths. 
The transconductance (gm) and output conductance 
(gd) are expressed as: 
 
 
d
m
gs
I
g
V



 (3) 
 
 dd
ds
I
g
V



 (4) 
 
where Vgs and Vds are gate to source voltage and drain 
to source voltage respectively. The cut off frequency of a 
device is the frequency at which the current gain falls 
to unity, and is obtained from the following relation: 
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where Cgs and Cgd are gate-source capacitance, and 
gate-drain capacitance respectively. The variation of 
transconductance with respect to gate to source volt-
age, with Vds varying from 0.1 V to 0.3 V is shown in 
Fig. 3. As Vgs is increased, the conductance rises as the 
number of charge carriers injected from the source in-
crease, and because of the raise in the ON current, the 
transconductance is also increased. [2] A similar trend 
is depicted in case of MOSFETs. It was also seen that 
when the drain doping is changed, there was no varia-
tion in transconductance. This is because there is no 
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significant change in drain current by varying the dop-
ing of the drain region, as shown in the transfer char-
acteristics in Fig. 2. [7] It was also observed that the 
output conductance of the device is higher for high Vgs, 
and it becomes constant with increasing Vds.  
 
 
 
Fig. 3 – Transconductance at Lg  22 nm, Nd  1018/cm3 
 
The variation of gate-source capacitance (Cgs) and 
gate-drain capacitance (Cgd) with respect to Vgs and Vds 
respectively was studied and it was inferred that, as 
the inversion layer in a Tunnel- FET is formed from the 
drain end toward the source end with increasing Vgs, 
the gate to drain capacitance tends to dominate the 
total capacitance between the gate and the inversion 
layer, which increases with increasing Vgs. Whereas, as 
Vgs increases, the gate-source capacitance was observed 
to decrease. [2] 
Fig. 4 shows the graph of gate drain capacitance of 
Heterojunction GAA TFET by varying the drain dop-
ing. With increasing Vgs, the Cgs values of TFET did not 
show much of a variation. It is because inversion layer 
in TFET is formed from the drain towards the source 
unlike in conventional MOSFETs. On the contrary, the 
Cgd values of TFETs increase with inversion charges. 
With an increase in Vgs, the gate-drain capacitance of 
the device with higher doping shows a high rate of in-
crease, as a high electron concentration, forms an addi-
tional inversion capacitance at the drain end. This is 
depicted in Fig. 4. [7] 
 
Cgd (f/m) 
 
 
Fig. 4 – Gate-drain capacitance at Lg  22 nm, with 
Nd  1018/cm3 and 1019/cm3 
 
The small signal parameters of the device have also 
been extracted by varying channel lengths as 22 nm, 
32 nm and 42 nm. Fig. 5 shows the Cgd values of the 
device at different gate lengths with respect to gate-
source voltage. Once again it was seen that Cgd domi-
nates the total capacitance in the device and it increas-
es with increasing Vgs. [2] 
 
 
 
Fig. 5 – Gate-drain capacitance at Lg  22 nm, 32 nm, 42 nm 
with Nd  1018/cm3  
 
Using the obtained values of gm, Cgs, and Cgd, the 
cut-off frequency of the device can be obtained using 
Equation 5. The variation of ft with respect to gate 
voltage is depicted in Fig. 6 and the highest cut off fre-
quency of 402 GHz is obtained at Vds  0.3 V and 
Vgs  1 V. By varying the doping concentration of drain, 
it was observed that TFET with low drain doping 
shows better performance than one with higher drain 
doping. The variation of frequency with respect to 
drain-source voltage at different gate to source voltages 
was also studied and it was found that frequency in-
creases with increasing bias, and peak cut off frequency 
is obtained at Vgs  1 V. The variation of frequency with 
increasing channel length was also observed keeping 
Vgs and Vds constant. The cut off frequency was found to 
decrease with increasing channel length. 
 
Frequency (GHz) 
 
 
Fig. 6 – Cut-off frequency at Lg  22 nm, Nd  1018/cm3 
 
4. CONCLUSION 
 
A III-V Heterojunction Gate all around Tunnel FET 
is simulated using TCAD device simulator. Electrical 
characteristics of the device were obtained and a de-
tailed analysis is done by varying drain doping concen-
tration and channel length. Lower drain doping reduces 
ambipolarity in the device. It is observed that the de-
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vice gives better performance in terms of drain current, 
gate drain capacitance and frequency. Transconduct-
ance was not greatly affected by varying the drain dop-
ing in the device. Gate-drain capacitance was observed 
to be a major component of the total capacitance of the 
device, and it increased with increasing gate to source 
voltage. The cut off frequency of the device was also 
obtained and it was observed that lowering the doping 
concentration of the drain showed an improved perfor-
mance. Also, as gate length increases, the frequency of 
the device was observed to decrease. 
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